

**Fabrication of long wavelength array
by in-situ molecular beam epitaxy
Monthly report No. 5
(contract No. DAAB07-91-C-K762)**

During this program period, we have designed a readout circuit based on cryo CMOS technology with device features of 1.0 micron dimensions. The input circuit as depicted in Fig. 1 uses a direct injection approach and the cell is 2 mil x 2 mil dimension. The concept of direct injection readout is also applied for the InSb/InAsSb pin detector, since the reverse bias impedance of pin is reasonably high.




Fig. 1 CMOS Readout unit cell compatible with InSb/InAsSb pin detector

In Fig. 1, T_{in} at the input is a p-channel MOSFET (since our detector injects holes due to IR radiation) and the voltage at the gate is used to set the reverse bias for the InSb/InAsSb pin detector. C_{in} is the integrating capacitor where the charge converted from the incident IR radiation is stored. Since we use 1.0 micron devices for the active devices, the real estate available is reasonably large for the capacitor along with a thin gate oxide on the order of 160-200 Å. T_t is the cell-access PMOSFET which is used to select the rows and columns by applying appropriate pulses on the row and column buses. T_{re} is another reset PMOSFET which is used to reset the pixel. The various clock signals are generated by dynamic CMOS shift registers which are configured at the periphery of the cell matrix. At the end of an integration time, the cell is accessed, the signals read out through a source follower at the output located at the end of the column bus and then the capacitor is reset. The access and reset FETs in each unit cell is stopped by CMOS clocks generated by the peripheral shift registers. As the clock signal propagates down the row register, the cells are sequentially accessed in each row, the signal is read by column by column basis and the storage capacitors in each row reset. Since we use CMOS registers, the power dissipation will be minimal with limited integration noise level. The integration time is adjustable from 0.4 to 99% of the frame time which is controlled by a frame pulse.

We have illustrated, in Fig. 2, the layout schematic for a unit pixel input circuit discussed above. We have done the basic cell design on 1.0 micron design algorithm and the design can be scaled up or down depending on the requirement. Our base-line approach would be a 50 micron x 50 micron pixel size compatible with 256x256 array size. The pixel could be scaled down to 1 mil x 1 mil size for arrays as large as 640x484 resolution. Since the CMOS process is highly advanced using state-of-the-art drain engineering technologies involving LDDs (lightly doped drain) using oxide sidewall spacers, hot-carrier effects are minimized to improve the reliability and performance of the circuits.

Accession For

NTIS CRA&I ☒

DTIC TAB ☐

Unannounced ☐

Justification

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513


514

515

516

517

518



Typical unit pixel of the input readout circuit for InSb/InAsSb pin detector

Fig. 2 Layout scheme for input circuit for MUX.

Several InSb/InAsSb strained superlattice (SSL) films have been grown in this period to test the spectral tunability over $10\mu\text{m}$. A cutoff edge at about $10.2\mu\text{m}$ is shown in Fig. 3, measured from the grown InSb/InAs_{0.13}Sb_{0.87} (200Å/200Å) SSL.




Fig. 3 Cutoff wavelength of InSb/InAs_{0.13}Sb_{0.87} SSL film measured by FTIR.

In summary, we have designed the readout circuit for InSb/InAsSb pin detector. The InSb/InAsSb SSL with a cutoff wavelength of $10.2\mu\text{m}$ has been successfully grown in our laboratory. The tasks set for this period were completed as planned.